Regviz

Espressif Systems /ESP32-H2 /SPI0 /SPI_SMEM_ECC_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SPI_SMEM_ECC_CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-H2/SPI0/SPI_SMEM_ECC_CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SPI_SMEM_ECC_ERR_INT_EN)SPI_SMEM_ECC_ERR_INT_EN 0SPI_SMEM_PAGE_SIZE 0 (SPI_SMEM_ECC_ADDR_EN)SPI_SMEM_ECC_ADDR_EN

Description

MSPI ECC control register

Fields

SPI_SMEM_ECC_ERR_INT_EN

Set this bit to calculate the error times of MSPI ECC read when accesses to external RAM.
SPI_SMEM_PAGE_SIZE

Set the page size of the external RAM accessed by MSPI. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes.
SPI_SMEM_ECC_ADDR_EN

Set this bit to enable MSPI ECC address conversion, no matter MSPI accesses to the ECC region or non-ECC region of external RAM. If there is no ECC region in external RAM, this bit should be 0. Otherwise, this bit should be 1.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data